STM32F051的NVIC中断优先级IP[8]; 问题
这是M0的中断
typedef struct
{
__IO uint32_t ISER; /*!< Offset: 0x000 (R/W)Interrupt Set Enable Register */
uint32_t RESERVED0;
__IO uint32_t ICER; /*!< Offset: 0x080 (R/W)Interrupt Clear Enable Register */
uint32_t RSERVED1;
__IO uint32_t ISPR; /*!< Offset: 0x100 (R/W)Interrupt Set Pending Register */
uint32_t RESERVED2;
__IO uint32_t ICPR; /*!< Offset: 0x180 (R/W)Interrupt Clear Pending Register */
uint32_t RESERVED3;
uint32_t RESERVED4;
__IO uint32_t IP; /*!< Offset: 0x300 (R/W)Interrupt Priority Register */
}NVIC_Type;
__IO uint32_t IP; /*!< Offset: 0x300 (R/W)Interrupt Priority Register */
TIM3_IRQn = 16, /*!< TIM3 Interrupt
M0的优先级是怎么分配的，我想用寄存器设置定时器3的中断优先级怎么设置!
页:
[1]