

[PROGRAMMABLE LOGIC, I/O & BOOT](#) > [PROGRAMMABLE LOGIC, I/O AND BOOT](#)
(/S/TOPIC/0TO2E000000YKXGWAQ...) (/S/TOPIC/0TO2E000000YKY1WA...)

65240 - Design Advisory for Zynq-7000 SoC: Power-On/-Off Sequence Requirements for PS eFUSE Integrity

Feb 20, 2023 · Knowledge

TITLE
65240 - Design Advisory for Zynq-7000 SoC: Power-On/-Off Sequence Requirements for PS eFUSE Integrity

ARTICLE TYPE
Design Advisory

DESCRIPTION
Under certain conditions, during power-on and power-off the integrity of the Zynq-7000 SoC PS eFUSE settings can be affected.
If **ALL** of the following occur, then the integrity of the Zynq-7000 SoC PS eFUSE settings can be affected:

1. The recommended power-on and power-off sequences are not met
2. PS_CLK is running during power-on and/or power-off
3. PS_POR_B is not asserted as required during PS power-on or PS_POR_B is not asserted during power-off

- Symptoms can include the following:
- Failure to boot due to unintended enable of RSA authentication or incorrect RSA PPK hash value
 - Longer than expected boot times due to unintended enabling of OCM ROM 128KB CRC check
 - Error during PS eFUSE programming due to unintended write-protect setting or blank check error


SOLUTION
Zynq-7000 SoC designs should be evaluated for potential impact to PS eFUSE integrity.
See the sections below for methods to evaluate potential impact.

How do I evaluate if my design is impacted during power-on?

If the answers to **ALL** three of the following power-on test questions are **NO**, then the PS eFUSE integrity might be impacted during power-on.

See the "When further analysis is needed" section below.

- Power-on test 1: Does PS_POR_B meet the datasheet requirements for power-on and is asserted low (GND) until V_{CCPINT}, V_{CCPAUX}, and V_{CCO_MIO0} have reached their minimum voltage levels? If YES, then NO RISK. Passing this test is represented in solution 1.
- Power-on test 2: Is the PS reference clock (PS_CLK) inactive until V_{CCPINT} has reached 0.80V? If YES, then NO RISK. Passing this test is represented in solution 2.
- Power-on test 3: Does the power supply sequence follow the recommended power-on sequence (1: V_{CCPINT}, 2: V_{CCPAUX}, 3: V_{CCO_MIO0})? V_{CCPINT} must reach 0.80V before both V_{CCPAUX} reaches 0.70V and V_{CCO_MIO0} reaches 0.90V. If YES, then NO RISK. Passing this test is represented in solution 3.




How do I evaluate if my design is impacted during power-off?

If the answers to **ALL** four of the preceding power-off tests are **NO**, then the PS eFUSE integrity might be impacted during power-off.

See the "When further analysis is needed" section below.

- Power-off test 1: Is PS_POR_B asserted (GND) before V_{CCPINT} reaches 0.80V and held asserted until V_{CCPINT} is lower than 0.40V or V_{CCPAUX} is lower than 0.70V or V_{CCO_MIO0} is lower than 0.90V?
If YES, then NO RISK. Passing this test is represented in solution 4.
- Power-off test 2: Is the PS reference clock (PS_CLK) inactive before V_{CCPINT} has reached 0.80V?
If YES, then NO RISK. Passing this test is represented in solution 5.
- Power-off test 3: Does the power supply sequence follow the recommended power-off sequence (1: V_{CCO_MIO0} , 2: V_{CCPAUX} , 3: V_{CCPINT})? That is, does V_{CCO_MIO0} reach 0.90V or V_{CCPAUX} reach 0.70V before V_{CCPINT} reaches 0.80V?
If YES, then NO RISK. Passing this test is represented in solution 6.
- Power-off test 4: Is PS_POR_B held de-asserted (V_{CCO_MIO0}) and the voltage ramp downs on V_{CCPINT} , V_{CCPAUX} and V_{CCO_MIO0} are *monotonic* until at least one of the supplies reaches and stays below 0.40V, 0.70V and 0.90V respectively?
If YES, then NO RISK. Passing this test is represented in solution 7.



For systems exhibiting the symptoms, how do I check the integrity of my PS eFUSE?

See the Attachments section below for an XMD script that can read the PS eFUSE array for determining whether any PS eFUSE settings are different to the expected settings.

Follow the instructions in the ReadMe.txt file in the attachment.

When further analysis is needed for existing board designs

For further analysis of an existing board design, open a Xilinx Support [Service Request](http://www.xilinx.com/support/service-portal.html) (<http://www.xilinx.com/support/service-portal.html>), and prepare to share the following:

- Symptoms, if any, of the issue.
- If symptoms are observed, then you will need the PS eFUSE array condition (ps_efuse.log file).
Get this by running the attached zynq_efuse_read_normal.zip utility. See the Attachments section.
- 4-channel scope shots of PS_POR_B, V_{CCPINT} , V_{CCPAUX} , V_{CCO_MIO0}
 - Zoom into power-on sequence
 - Zoom into power-off sequence
- Scope shot of PS_CLK activity relative to one or more of the above channels for power-on and power-off

Available Solutions for Ensuring PS eFUSE Integrity

Multiple solutions are available to ensure PS eFUSE integrity. At least one solution for power-on and at least one solution for power-off must be satisfied to ensure PS eFUSE integrity.

These solutions are classified into the following categories:


- Controlling PS_POR_B during power-on (solution 1) and power-off (solution 4) ramping phases
- Controlling PS_CLK during power-on (solution 2) and power-off (solution 5) ramping phases
- Controlling power-on (solution 3) and power-off (solution 6) sequences

Solution 1 for Power-On:

Meet the data sheet requirement for PS_POR_B.



The PS_POR_B is required to be asserted until the V_{CCPINT} , V_{CCPAUX} and V_{CCO_MIO0} have reached minimum operating levels.

In addition, review the PS reset assertion timing requirements in the data sheet for concerns regarding ([Xilinx Answer 63149](#)) ([/s/article/63149](#)).



Solution 2 for Power-On:




Disable PS reference clock (PS_CLK) until $V_{CCPINT} > 0.80V$.



Solution 3 for Power-On:


Follow the recommended PS power-on sequence in the data sheet.

Specifically, to ensure PS eFUSE integrity, V_{CCPINT} must reach 0.80V before both V_{CCPAUX} reaches 0.70V and V_{CCO_MIO0} reaches 0.90V.




Solution 4 for Power-Off:

Assert PS_POR_B to GND before V_{CCPINT} reaches 0.80V and hold asserted until V_{CCPINT} is lower than 0.40V, V_{CCPAUX} is lower than 0.70V, or V_{CCO_MIO0} is lower than 0.90V.


**Solution 5 for Power-Off:**

Disable the PS reference clock (PS_CLK) before $V_{CCPINT} < 0.80V$.


**Solution 6 for Power-Off:**

Follow the recommended PS power-off sequence in the data sheet.

Specifically, to ensure PS eFUSE integrity, V_{CCO_MIO0} must reach $0.90V$ or V_{CCPAUX} must reach $0.70V$ before V_{CCPINT} reaches $0.80V$.

**Solution 7 for Power-Off:**

PS_POR_B held de-asserted (V_{CCO_MIO0}) and the voltage ramp downs on V_{CCPINT} , V_{CCPAUX} and V_{CCO_MIO0} are *monotonic* until at least one of the supplies reaches and stays below $0.40V$, $0.70V$ and $0.90V$ respectively.



PVT CONSIDERATION:

The above conditions for power-on and power-off must be satisfied for any variations in process, voltage and temperature.

The limits on VCCPINT, VCCPAUX and VCCMIO have been characterized considering different PVT conditions.

However, the user needs to confirm any variations on PS_CLK or PS_POR_B will not trigger a failing condition under different PVT scenarios.

URL NAME	VERSION FOUND
65240	
ARTICLE NUMBER	VERSION RESOLVED
000023128	
PUBLICATION DATE	
1/26/2022	

- Programmable Logic, I/O & Boot/Co...

(/s/topic/0TO2E000000YKXgWAO/...
- Programmable Logic, I/O and Packa...

(/s/topic/0TO2E000000YKY1WAO/...
- XA Zynq 7000

(/s/topic/0TO2E000000YKfHWAW/...
- Zynq 7000

(/s/topic/0TO2E000000YKfLWAW/z...
- Zynq 7000Q

(/s/topic/0TO2E000000YKfMWAW/...
- Knowledge Base

(/s/topic/0TO4U000000N3MZWA0/...

Files (2)

Download

FILE NAME	SIZE	ACTION
<div><div></div><div>zynq_efuse_read_normal.zip</div></div>	831.99 KB	<div></div>
<div><div></div><div>AR65240_-_Example_PS_POR_B_Supervisor_Circuit.pdf</div></div>	187.81 KB	<div></div>

FOLLOW

RELATED ARTICLES

- 76685 - Design Advisory, Versal ACAP, XPE - Power Supply Sequence Change (/s/article/76685) 4.13K
- 53051 - Zynq-7000 SoC - PS DDR Controller (/s/article/53051) 6.31K
- 47817 - Design Advisory for the Kintex-7 and Virtex-7 GTX Transceiver Power-up/Power-down (/s/article/47817) 2.04K
- 71326 - Design Advisory for Zynq UltraScale+ MPSoC: 2017.x, 2018.1, 2018.2 FSBL is not checking all of the RSA_EN eFUSEs (/s/article/71326) 423
- 76259 - Power - Is it required to follow the Power on/off sequence and what is the required delay between the rails? (/s/article/76259) 8.36K

TRENDING ARTICLES

64454 - How do I create a Support Case? (Returns, Licensing, Orders, and Quality/Product Specification).

[\(/s/article/64454\)](/s/article/64454).

[How To Create an RMA Support Case for Components](#)
(/s/article/How-To-Create-an-RMA-Support-Case-for-Components).

[000035819 - 2023.2 Vitis Unified IDE - STDIN/STDOUT parameters are missing in BSP settings of FreeRTOS BSP](#)
(/s/article/000035819).

[32521 - 11.1 Virtex-5 MAP Known Issues - Incorrect optimization of latch with Gate driven by constant "1" but GE driven by...](#)
(/s/article/32521).

[32301 - Licensing - Troubleshooting Xilinx Software License Issues](#)
(/s/article/32301).

Was this article helpful?

Choose a general reason

-- Choose a general reason --

Description

Please, leave us some feedback...

Submit

Community Feedback? (https://support.xilinx.com/survey/runtimeApp.app?invitationId=0Ki4U000000Pa0M&surveyName=community_feedback_survey_english&UUID=6e2befb5-f0a8-4ca5-84f4-e91fbd56039c).

<http://www.facebook.com/amd>)(<https://twitter.com/amd>)(<https://www.instagram.com/amd>)(<https://www.linkedin.com/company/amd>)(<https://www.amd.com/en/corporate>)